mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-07 12:21:16 +02:00
10 lines
136 B
Verilog
10 lines
136 B
Verilog
module mux_21 (a,b,sel,y);
|
|
input a, b;
|
|
output y;
|
|
input sel;
|
|
wire y;
|
|
|
|
assign y = (sel) ? b : a;
|
|
|
|
endmodule
|