mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-07 12:21:16 +02:00
14 lines
146 B
Verilog
14 lines
146 B
Verilog
module if_else();
|
|
|
|
reg dff;
|
|
wire clk,din,reset;
|
|
|
|
always @ (posedge clk)
|
|
if (reset) begin
|
|
dff <= 0;
|
|
end else begin
|
|
dff <= din;
|
|
end
|
|
|
|
endmodule
|