Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-31 18:24:48 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
f71e27dbf15d063ca45378ff2eb2d8102220f199
yosys/frontends
T
History
Clifford Wolf f71e27dbf1 Remove auto_wire framework (smarter than the verilog standard)
2013-11-24 17:29:11 +01:00
..
ast
Remove auto_wire framework (smarter than the verilog standard)
2013-11-24 17:29:11 +01:00
ilang
Remove auto_wire framework (smarter than the verilog standard)
2013-11-24 17:29:11 +01:00
verilog
Improved handling of initialized registers
2013-11-23 16:26:59 +01:00
Powered by Gitea Version: 1.27.2 Page: 44ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API