Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-31 10:15:10 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
f71e27dbf15d063ca45378ff2eb2d8102220f199
yosys/backends
T
History
Clifford Wolf f71e27dbf1 Remove auto_wire framework (smarter than the verilog standard)
2013-11-24 17:29:11 +01:00
..
autotest
Added modelsim support to autotest
2013-11-24 15:10:43 +01:00
blif
Added "top" attribute to mark top module in hierarchy
2013-11-24 05:03:43 +01:00
edif
Added "top" attribute to mark top module in hierarchy
2013-11-24 05:03:43 +01:00
ilang
Remove auto_wire framework (smarter than the verilog standard)
2013-11-24 17:29:11 +01:00
intersynth
Renamed "placeholder" to "blackbox"
2013-11-22 15:01:12 +01:00
spice
Added "top" attribute to mark top module in hierarchy
2013-11-24 05:03:43 +01:00
verilog
Renamed "placeholder" to "blackbox"
2013-11-22 15:01:12 +01:00
Powered by Gitea Version: 1.27.2 Page: 3610ms Template: 334ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API