Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 19:31:00 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
f3a25d9d34e628e00f3f80f596efba4980b3044e
yosys/frontends
T
History
Clifford Wolf cdb6ceb8c6 Add support for verific mem initialization
2017-02-11 15:57:36 +01:00
..
ast
Add $cover cell type and SVA cover() support
2017-02-04 14:14:26 +01:00
blif
Add "read_blif -wideports"
2017-02-06 14:48:03 +01:00
ilang
Added avail params to ilang format, check module params in 'hierarchy -check'
2016-10-22 11:05:49 +02:00
liberty
Added liberty parser support for types within cell decls
2016-09-23 13:53:23 +02:00
verific
Add support for verific mem initialization
2017-02-11 15:57:36 +01:00
verilog
Add checker support to verilog front-end
2017-02-09 13:51:44 +01:00
vhdl2verilog
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
Powered by Gitea Version: 1.27.2 Page: 2490ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API