yosys/backends/verilog
Dhaval f33ecc3a76
Merge 2ed89e02da into 30fe16c7f1
2026-07-23 23:47:56 -07:00
..
CMakeLists.txt Migrate build system to CMake 2026-06-03 08:58:10 +00:00
verilog_backend.cc Merge 2ed89e02da into 30fe16c7f1 2026-07-23 23:47:56 -07:00
verilog_backend.h verilog backend: runtime optimization for keyword pool 2026-05-29 17:53:31 +00:00