yosys/tests/arch at f2c2d73f36d7aaef90ded549143d1ee0c4d4a9f5 - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-02 02:57:40 +02:00

Files

T

History

Claire Xenia Wolf 92e705cb51 Fix files with CRLF line endings

2021-06-09 12:16:33 +02:00

..

memory_bram: Reuse extract_rdff helper for make_outreg.

2021-05-25 22:42:03 +02:00

Fix files with CRLF line endings

2021-06-09 12:16:33 +02:00

memory_bram: Reuse extract_rdff helper for make_outreg.

2021-05-25 22:42:03 +02:00

tests: Centralize test collection and Makefile generation

2020-09-21 15:07:02 +02:00

tests: Centralize test collection and Makefile generation

2020-09-21 15:07:02 +02:00

tests: Centralize test collection and Makefile generation

2020-09-21 15:07:02 +02:00

memory_bram: Reuse extract_rdff helper for make_outreg.

2021-05-25 22:42:03 +02:00

machxo2: Switch to LUT4 sim model which propagates less undefined/don't care values.

2021-02-23 17:39:58 +01:00

memory_bram: Reuse extract_rdff helper for make_outreg.

2021-05-25 22:42:03 +02:00

quicklogic: ABC9 synthesis

2021-04-17 20:54:58 +02:00

ast: Use better parameter serialization for paramod names.

2021-03-18 00:52:00 +01:00

run-test.sh

Add default assignments to SB_LUT4

2021-04-20 12:46:21 +02:00