Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 04:19:56 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
f1a2fd966f62df072d2c43573fb71a1369857523
yosys/tests
T
History
Clifford Wolf f1a2fd966f Now only use value from "initial" when no matching "always" block is found
2013-03-31 11:51:12 +02:00
..
asicworld
added more .gitignore files (make test)
2013-01-05 11:35:52 +01:00
hana
added more .gitignore files (make test)
2013-01-05 11:35:52 +01:00
i2c_bench
initial import
2013-01-05 11:13:26 +01:00
iwls2005
initial import
2013-01-05 11:13:26 +01:00
k68_vltor
Now only use value from "initial" when no matching "always" block is found
2013-03-31 11:51:12 +02:00
no-icarus
initial import
2013-01-05 11:13:26 +01:00
openmsp430
Set execute bit on tests/openmsp430/run-synth.sh for real
2013-03-17 09:10:09 +01:00
or1200
initial import
2013-01-05 11:13:26 +01:00
simple
Added test cases from 2012 paper on comparison of foss verilog synthesis tools
2013-03-31 11:17:56 +02:00
tools
added more .gitignore files (make test)
2013-01-05 11:35:52 +01:00
Powered by Gitea Version: 1.27.2 Page: 670ms Template: 74ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API