Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-30 09:58:22 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
f0ff31ceea6101cd59ebc6bdff2f253dbbeb06d8
yosys/backends
T
History
Clifford Wolf 3870e7cf29 Merge pull request #991 from kristofferkoch/gcc9-warnings
Fix all warnings that occurred when compiling with gcc9
2019-05-08 11:25:22 +02:00
..
aiger
Add "write_aiger -I -O -B"
2018-11-12 09:27:33 +01:00
blif
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
btor
Change "ne" to "neq" in btor2 output
2019-04-19 21:17:12 +02:00
edif
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
firrtl
Fix all warnings that occurred when compiling with gcc9
2019-05-08 10:27:14 +02:00
ilang
Add "real" keyword to ilang format
2019-05-06 12:00:40 +02:00
intersynth
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
json
Revert "write_json to not write contents (cells/wires) of whiteboxes"
2019-04-18 23:05:59 -07:00
protobuf
Reduce amount of trailing whitespace in code base
2019-02-28 14:58:11 -08:00
simplec
Fix typographical and grammatical errors and inconsistencies.
2019-01-02 13:12:17 +00:00
smt2
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
smv
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
spice
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
table
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
verilog
Fix handling of partial init attributes in write_verilog, fixes #997
2019-05-07 19:55:36 +02:00
Powered by Gitea Version: 1.27.2 Page: 166ms Template: 8ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API