Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-07 10:32:59 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
f0a8713fea9fea016e5a83fefd9e00a32f4a88d2
yosys/techlibs/greenpak4
T
History
Andrew Zonenberg 0b0ba96488 greenpak4: Changed name of inverted output ports for consistency
2016-08-14 00:30:45 -07:00
..
cells_map.v
greenpak4: Changed name of inverted output ports for consistency
2016-08-14 00:30:45 -07:00
cells_sim.v
greenpak4: Changed name of inverted output ports for consistency
2016-08-14 00:30:45 -07:00
gp_dff.lib
Fixed indenting in techlibs/greenpak4/gp_dff.lib
2016-03-29 13:44:14 +02:00
greenpak4_counters.cc
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
Makefile.inc
Refactored synth_greenpak4 to use iopadmap for mapping GP_IOBUF/GP_OBUFT cells instead of extract
2016-05-04 15:55:16 -07:00
synth_greenpak4.cc
synth_greenpak4: use attrmvcp to move LOC from wires to cells.
2016-08-10 20:09:35 +00:00
Powered by Gitea Version: 1.27.2 Page: 90ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API