Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 04:41:06 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
efed2420d686c35f79c4f68e56b460f8e534a6ea
yosys/frontends
T
History
Clifford Wolf 93985d91b1 Remove left-over log_ping debug commands.. oops.
Signed-off-by: Clifford Wolf <[email protected]>
2018-03-31 14:23:57 +02:00
..
ast
Add $allconst and $allseq cell types
2018-02-23 13:14:47 +01:00
blif
Increase maximum LUT size in blifparse to 12 bits
2017-09-27 15:27:42 +02:00
ilang
Added avail params to ilang format, check module params in 'hierarchy -check'
2016-10-22 11:05:49 +02:00
json
Parse reals as string in JSON front-end
2017-09-26 14:37:03 +02:00
liberty
Improve handling of "bus" pins in liberty front-end (some files use bus.pin.direction)
2018-02-15 17:36:08 +01:00
verific
Remove left-over log_ping debug commands.. oops.
2018-03-31 14:23:57 +02:00
verilog
First draft of Verilog parser support for specify blocks and parameters.
2018-03-27 14:34:00 +02:00
Powered by Gitea Version: 1.27.2 Page: 435ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API