luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
efd5b86eb9c56d293c608d378ee90beea53784b5
yosys/passes
T
History
Jannis Harder a2f9ebe43a memory_map: Add -formal option 
This maps memories for a global clock based formal verification flow.
This implies -keepdc, uses $ff cells for ROMs and sets hdlname
attributes.
2022-08-16 13:37:30 +02:00
..
cmds
setundef: Do not add anyseq / anyconst to unused memory port clocks
2022-08-16 13:37:30 +02:00
equiv
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
fsm
Add the $anyinit cell and the formalff pass
2022-08-16 13:37:30 +02:00
hierarchy
Add the $anyinit cell and the formalff pass
2022-08-16 13:37:30 +02:00
memory
memory_map: Add -formal option
2022-08-16 13:37:30 +02:00
opt
wreduce: Keep more x-bits with -keepdc
2022-08-16 13:37:30 +02:00
pmgen
Update comment
2022-02-02 03:21:09 +01:00
proc
proc_rom: Add special handling of const-0 address bits.
2022-05-18 17:32:30 +02:00
sat
formalff: New -setundef option
2022-08-16 13:37:30 +02:00
techmap
support file locations containing spaces
2022-08-08 20:30:50 +02:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00