yosys/backends at ef7594ce3d3b0fbf08941fb8d4010e73652afd97 - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 00:43:02 +02:00

Files

T

History

Clifford Wolf ef7594ce3d Improve simplec back-end

2017-05-12 22:39:16 +02:00

..

Add write_aiger $anyseq support

2017-03-02 16:39:48 +01:00

Added wire start_offset and upto handling BLIF back-end

2016-11-23 13:54:33 +01:00

Added "yosys -D" feature

2016-04-21 23:28:37 +02:00

Add generation of logic cells to EDIF back-end runtest.py

2017-03-19 14:57:40 +01:00

More progress on Firrtl backend.

2017-02-13 11:17:53 -08:00

Added avail params to ilang format, check module params in 'hierarchy -check'

2016-10-22 11:05:49 +02:00

Added "yosys -D" feature

2016-04-21 23:28:37 +02:00

Improved write_json help message

2016-12-29 12:13:29 +01:00

Improve simplec back-end

2017-05-12 22:39:16 +02:00

Fix boolector support in yosys-smtbmc

2017-05-08 14:33:22 +02:00

Added "yosys -D" feature

2016-04-21 23:28:37 +02:00

Also escape "=" in spice output

2016-05-20 16:43:13 +02:00

Cleanups and fixed in write_verilog regarding reg init

2016-11-16 12:00:39 +01:00