Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
ed3c57fad3616b981e54e2f209e7ee40ff87c8a7
yosys/passes
T
History
whitequark 7ec740b7ad opt_lut: leave intact LUTs with cascade feeding module outputs.
2018-12-07 17:13:52 +00:00
..
cmds
Merge pull request #625 from aman-goel/master
2018-09-14 12:36:13 +02:00
equiv
using [i] to access individual bits of SigSpec and merging bits into a tmp Sig before setting the port to new signal
2018-10-21 11:32:44 -07:00
fsm
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
hierarchy
Refactor code to avoid code duplication + added comments
2018-10-20 16:06:48 +02:00
memory
memory_bram: Reset make_outreg when growing read ports
2018-10-19 14:46:31 +01:00
opt
opt_lut: leave intact LUTs with cascade feeding module outputs.
2018-12-07 17:13:52 +00:00
proc
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
sat
Fixed minor typo in "sim" help message
2018-09-12 18:34:27 -04:00
techmap
Fix typo
2018-12-04 23:30:23 +01:00
tests
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
Powered by Gitea Version: 1.27.2 Page: 172ms Template: 10ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API