luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/tests/various/setundef_selection_undriven.v

5 lines
47 B
Verilog
Raw Blame History

module test;
wire a;
wire b;
endmodule
Reference in New Issue View Git Blame Copy Permalink