mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-04 19:31:00 +02:00
12 lines
207 B
Verilog
12 lines
207 B
Verilog
module module_scope_case_top(
|
|
input wire x,
|
|
output reg y
|
|
);
|
|
always @* begin
|
|
case (module_scope_case_top.x)
|
|
1: module_scope_case_top.y = 0;
|
|
0: module_scope_case_top.y = 1;
|
|
endcase
|
|
end
|
|
endmodule
|