Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 19:19:48 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
ebe2ee431eb452e24f833f3bf52a13a8a330a2c3
yosys/passes
T
History
Miodrag Milanovic 357336339a Proper write of memory data
2022-03-11 11:19:53 +01:00
..
cmds
Merge pull request #2019 from boqwxp/glift
2022-02-11 15:51:24 +01:00
equiv
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
fsm
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
hierarchy
verilog: use derived module info to elaborate cell connections
2021-10-25 18:25:50 -07:00
memory
memory_bram: Make use of new mem emulation functions to map more RAMs.
2022-01-27 19:31:27 +01:00
opt
opt_reduce: Add $bmux and $demux optimization patterns.
2022-01-30 03:37:52 +01:00
pmgen
Update comment
2022-02-02 03:21:09 +01:00
proc
proc_dff: Emit $aldff.
2021-10-27 14:14:24 +02:00
sat
Proper write of memory data
2022-03-11 11:19:53 +01:00
techmap
Correct a typo in the manual
2022-02-02 21:14:38 +10:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00
Powered by Gitea Version: 1.27.2 Page: 1007ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API