Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
ebd7f2b366a9d71b94ffcfd521d0611c55d7362d
yosys/tests/verific
T
History
Miodrag Milanovic df391f5816 verific: fix blackbox regression and add test case
2024-11-08 14:57:04 +01:00
..
.gitignore
Add test example
2023-02-27 09:24:04 +01:00
blackbox.ys
verific: fix blackbox regression and add test case
2024-11-08 14:57:04 +01:00
bounds.vhd
Add left and right bound properties to wire. Add test. Fix printing
2024-09-10 12:52:42 +02:00
bounds.ys
Add left and right bound properties to wire. Add test. Fix printing
2024-09-10 12:52:42 +02:00
case.sv
Add test example
2023-02-27 09:24:04 +01:00
case.ys
Add test example
2023-02-27 09:24:04 +01:00
clocking.ys
Fix verific clocking when no driver exist
2024-01-18 08:47:04 +01:00
enum_values.sv
verific: Fix enum_values support and signed attribute values
2023-03-15 09:51:36 +01:00
enum_values.ys
verific: Fix enum_values support and signed attribute values
2023-03-15 09:51:36 +01:00
memory_semantics.ys
Add -nordff to test
2024-02-06 10:36:30 +01:00
range_case.sv
Added ranged case check
2023-02-27 09:24:04 +01:00
range_case.ys
Added ranged case check
2023-02-27 09:24:04 +01:00
rom_case.ys
verific: import attributes on ports
2023-10-20 18:31:41 +02:00
run-test.sh
Add test example
2023-02-27 09:24:04 +01:00
Powered by Gitea Version: 1.27.2 Page: 133ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API