luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 20:12:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
ebcbc06951ae111f38c638919e069110a9ef226b
yosys/frontends
T
History
nella 5d7486115a Merge pull request #5887 from YosysHQ/nella/fix-signedness-4402 
Fix: `read_verilog` doesn't respect `signed` keyword
2026-06-18 16:53:37 +00:00
..
aiger
read_aiger: import standard-cell mappings from ABC
2026-06-05 11:02:58 +01:00
aiger2
read_aiger: import standard-cell mappings from ABC
2026-06-05 11:02:58 +01:00
ast
Merge pull request #5887 from YosysHQ/nella/fix-signedness-4402
2026-06-18 16:53:37 +00:00
blif
Migrate build system to CMake
2026-06-03 08:58:10 +00:00
json
Migrate build system to CMake
2026-06-03 08:58:10 +00:00
liberty
Migrate build system to CMake
2026-06-03 08:58:10 +00:00
rpc
Migrate build system to CMake
2026-06-03 08:58:10 +00:00
rtlil
Migrate build system to CMake
2026-06-03 08:58:10 +00:00
verific
WASI now support filesystem
2026-06-05 09:18:00 +02:00
verilog
WASI now support filesystem
2026-06-05 09:18:00 +02:00
CMakeLists.txt
Migrate build system to CMake
2026-06-03 08:58:10 +00:00