yosys/techlibs at ea8ac0aaad3a1f89ead8eb44b2fef5927f29a099 - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-02 02:57:40 +02:00

Files

T

History

Eddie Hung db1a5ec6a2 Merge pull request #928 from litghost/add_xc7_sim_models

Add additional cells sim models for core 7-series primitives.

2019-04-12 11:52:45 -07:00

..

Reduce amount of trailing whitespace in code base

2019-02-28 14:58:11 -08:00

Reduce amount of trailing whitespace in code base

2019-02-28 14:58:11 -08:00

Merge pull request #772 from whitequark/synth_lut

2019-01-02 15:44:57 +01:00

Unify usage of noflatten among architectures

2019-01-04 11:37:25 +01:00

Fix typographical and grammatical errors and inconsistencies.

2019-01-02 13:12:17 +00:00

ecp5: Demote conflicting FF init values to a warning

2019-03-04 11:26:20 +00:00

Reduce amount of trailing whitespace in code base

2019-02-28 14:58:11 -08:00

techlibs/greenpak4/cells_map.v: Harmonize whitespace within lut module

2019-02-26 09:40:46 -08:00

Remove ice40/cells_sim.v hack to avoid warning for blocking memory writes

2019-03-12 20:14:18 +01:00

Fixing issues in CycloneV cell sim

2019-04-11 19:59:03 -05:00

Add link to SF2 / igloo2 macro library guide

2019-03-07 09:08:26 -08:00

Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.

2019-04-12 09:35:15 -07:00

.gitignore

added .gitignore files

2013-01-05 11:19:11 +01:00