mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-07 12:21:16 +02:00
Before this commit, these cells would accept any \B_SIGNED and in case of \B_SIGNED=1, would still treat the \B input as unsigned. Also fix the Verilog frontend to never emit such constructs.