Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-01 02:27:34 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
e8e38308689a760b69bd2910a36701b19f64656d
yosys/backends
T
History
Eddie Hung 3247442bf9 Revert "Revert "Fix omode which inserts an output if none exists (otherwise abc9 breaks)""
This reverts commit 8f0c1232d7.
2019-08-28 17:34:00 -07:00
..
aiger
Revert "Revert "Fix omode which inserts an output if none exists (otherwise abc9 breaks)""
2019-08-28 17:34:00 -07:00
blif
RTLIL::S{0,1} -> State::S{0,1}
2019-08-07 11:12:38 -07:00
btor
Use State::S{0,1}
2019-08-06 16:22:47 -07:00
edif
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
firrtl
Merge pull request #1258 from YosysHQ/eddie/cleanup
2019-08-10 09:52:14 +02:00
ilang
RTLIL::S{0,1} -> State::S{0,1}
2019-08-07 11:12:38 -07:00
intersynth
substr() -> compare()
2019-08-07 12:20:08 -07:00
json
Implement improved JSON attr/param encoding
2019-08-01 12:34:52 +02:00
protobuf
Support filename rewrite in backends
2019-06-18 14:39:52 -07:00
simplec
Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs
2019-08-06 04:47:55 +02:00
smt2
substr() -> compare()
2019-08-07 12:20:08 -07:00
smv
substr() -> compare()
2019-08-07 12:20:08 -07:00
spice
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
table
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
verilog
substr() -> compare()
2019-08-07 12:20:08 -07:00
Powered by Gitea Version: 1.27.2 Page: 4415ms Template: 450ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API