Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-31 18:24:48 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
e79127fcebf9c5aed47f6f56fcfc8a4c4f98705c
yosys/backends
T
History
Eddie Hung e79127fceb Cleanup; reduce Module::derive() calls
2020-05-14 10:33:57 -07:00
..
aiger
Cleanup; reduce Module::derive() calls
2020-05-14 10:33:57 -07:00
blif
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
btor
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
cxxrtl
Reorder cases to avoid fall-through warning
2020-05-07 13:39:34 +02:00
edif
Improve net priorities in EDIF back-end
2020-04-21 12:35:25 +02:00
firrtl
Add YS_FALLTHROUGH macro to mark case fall-through
2020-05-07 13:39:34 +02:00
ilang
ilang, ast: Store parameter order and default value information.
2020-04-21 19:09:00 +02:00
intersynth
Clean up pseudo-private member usage in backends/intersynth/intersynth.cc.
2020-04-01 06:32:09 +00:00
json
write_json: dump default parameter values
2020-04-21 19:09:00 +02:00
protobuf
Add aiger and protobuf backends binary support
2019-09-28 09:51:48 +02:00
simplec
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
smt2
Merge pull request #1830 from boqwxp/qbfsat
2020-04-15 17:33:50 +02:00
smv
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
spice
kernel: use more ID::*
2020-04-02 07:14:08 -07:00
table
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
verilog
write_verilog: fix precondition check.
2020-04-14 12:12:50 +00:00
Powered by Gitea Version: 1.27.2 Page: 3117ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API