mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-03 03:13:21 +02:00
UG473 from Xilinx states that 15 bit should always be set if RAMB isn't in cascade mode. Signed-off-by: Maciej Dudek <[email protected]>
UG473 from Xilinx states that 15 bit should always be set if RAMB isn't in cascade mode. Signed-off-by: Maciej Dudek <[email protected]>