Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-30 18:01:44 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
e5ac8fdf2bf9d4bed41daf420aa8a94018c0ded4
yosys/techlibs/xilinx
T
History
Clifford Wolf b17d6531c8 Added "make PRETTY=1"
2014-07-24 17:15:01 +02:00
..
example_mojo_counter
Cleanups in xilinx examples
2013-10-27 09:58:53 +01:00
example_sim_counter
Fixed xilinx/example_sim_counter test bench
2013-11-24 17:55:46 +01:00
example_zed_counter
[EXAMPLES] Ported the mojo counter example to Zynq ZED board.
2013-10-27 21:48:39 +01:00
cells.v
Added more generic _TECHMAP_ wire mechanism to techmap pass
2013-11-23 15:58:06 +01:00
Makefile.inc
Added "make PRETTY=1"
2014-07-24 17:15:01 +02:00
synth_xilinx.cc
Added "techmap -share_map" option
2013-11-24 19:50:25 +01:00
Powered by Gitea Version: 1.27.2 Page: 2664ms Template: 94ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API