mirror of https://github.com/YosysHQ/yosys.git
Use FIRRTL spec vlaues for definition of FIRRTL widths.
Added support for '$pos`, `$pow` and `$xnor` cells.
Enable tests/simple/operators.v since all operators tested there are now supported.
Disable FIRRTL tests of tests/simple/{defvalue.sv,implicit_ports.v,wandwor.v} since they currently generate FIRRTL compilation errors.
|
||
|---|---|---|
| .. | ||
| .gitignore | ||
| aes_kexp128.v | ||
| always01.v | ||
| always02.v | ||
| always03.v | ||
| arraycells.v | ||
| arrays01.v | ||
| arrays02.sv | ||
| attrib01_module.v | ||
| attrib02_port_decl.v | ||
| attrib03_parameter.v | ||
| attrib04_net_var.v | ||
| attrib05_port_conn.v.DISABLED | ||
| attrib06_operator_suffix.v | ||
| attrib07_func_call.v.DISABLED | ||
| attrib08_mod_inst.v | ||
| attrib09_case.v | ||
| carryadd.v | ||
| constmuldivmod.v | ||
| constpower.v | ||
| defvalue.sv | ||
| dff_different_styles.v | ||
| dff_init.v | ||
| fiedler-cooley.v | ||
| forgen01.v | ||
| forgen02.v | ||
| forloops.v | ||
| fsm.v | ||
| generate.v | ||
| graphtest.v | ||
| hierarchy.v | ||
| hierdefparam.v | ||
| i2c_master_tests.v | ||
| implicit_ports.v | ||
| localparam_attr.v | ||
| loops.v | ||
| macros.v | ||
| mem2reg.v | ||
| mem_arst.v | ||
| memory.v | ||
| multiplier.v | ||
| muxtree.v | ||
| omsp_dbg_uart.v | ||
| operators.v | ||
| param_attr.v | ||
| paramods.v | ||
| partsel.v | ||
| peepopt.v | ||
| process.v | ||
| realexpr.v | ||
| repwhile.v | ||
| retime.v | ||
| rotate.v | ||
| run-test.sh | ||
| scopes.v | ||
| signedexpr.v | ||
| sincos.v | ||
| specify.v | ||
| subbytes.v | ||
| task_func.v | ||
| undef_eqx_nex.v | ||
| usb_phy_tests.v | ||
| values.v | ||
| vloghammer.v | ||
| wandwor.v | ||
| wreduce.v | ||
| xfirrtl | ||