yosys/techlibs at e041ae3c6d41eab6c350a0928adeff45a47f23fe - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-01 10:39:10 +02:00

Files

T

History

Clifford Wolf e041ae3c6d Merge pull request #777 from mmicko/achronix_cell_sim_fix

Fix cells_sim.v for Achronix FPGA

2019-01-04 15:18:18 +01:00

..

Merge pull request #777 from mmicko/achronix_cell_sim_fix

2019-01-04 15:18:18 +01:00

Merge pull request #755 from Icenowy/anlogic-dram-init

2019-01-02 16:28:18 +01:00

Merge pull request #772 from whitequark/synth_lut

2019-01-02 15:44:57 +01:00

Unify usage of noflatten among architectures

2019-01-04 11:37:25 +01:00

Fix typographical and grammatical errors and inconsistencies.

2019-01-02 13:12:17 +00:00

Fix typographical and grammatical errors and inconsistencies.

2019-01-02 13:12:17 +00:00

Unify usage of noflatten among architectures

2019-01-04 11:37:25 +01:00

Fix typographical and grammatical errors and inconsistencies.

2019-01-02 13:12:17 +00:00

Merge pull request #772 from whitequark/synth_lut

2019-01-02 15:44:57 +01:00

Unify usage of noflatten among architectures

2019-01-04 11:37:25 +01:00

Fix typographical and grammatical errors and inconsistencies.

2019-01-02 13:12:17 +00:00

Fix typographical and grammatical errors and inconsistencies.

2019-01-02 13:12:17 +00:00

.gitignore

added .gitignore files

2013-01-05 11:19:11 +01:00