This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-10-06 18:13:40 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
ddff75b60ab6b29bbc8425c7f5ac2e6ebbbf32a6
yosys
/
techlibs
/
anlogic
T
History
Miodrag Milanovic
43030db5ff
Leave only real black box cells
2018-12-02 11:57:50 +01:00
..
anlogic_eqn.cc
Initial support for Anlogic FPGA
2018-12-01 18:28:54 +01:00
arith_map.v
Initial support for Anlogic FPGA
2018-12-01 18:28:54 +01:00
cells_map.v
Initial support for Anlogic FPGA
2018-12-01 18:28:54 +01:00
cells_sim.v
Initial support for Anlogic FPGA
2018-12-01 18:28:54 +01:00
eagle_bb.v
Leave only real black box cells
2018-12-02 11:57:50 +01:00
Makefile.inc
Initial support for Anlogic FPGA
2018-12-01 18:28:54 +01:00
synth_anlogic.cc
Initial support for Anlogic FPGA
2018-12-01 18:28:54 +01:00
