Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 19:31:00 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
dcc8a13e481c058f17b98ea900f9feb9192ea5ae
yosys/backends
T
History
Eddie Hung eec314e262 Remove topo sort no-loop assertion, with test
2019-04-24 21:06:53 -07:00
..
aiger
Remove topo sort no-loop assertion, with test
2019-04-24 21:06:53 -07:00
blif
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
btor
Change "ne" to "neq" in btor2 output
2019-04-19 21:17:12 +02:00
edif
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
firrtl
Refine memory support to deal with general Verilog memory definitions.
2019-04-01 15:02:12 -07:00
ilang
Fix a syntax bug in ilang backend related to process case statements
2019-03-14 17:50:20 +01:00
intersynth
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
json
Revert "write_json to not write contents (cells/wires) of whiteboxes"
2019-04-18 23:05:59 -07:00
protobuf
Reduce amount of trailing whitespace in code base
2019-02-28 14:58:11 -08:00
simplec
Fix typographical and grammatical errors and inconsistencies.
2019-01-02 13:12:17 +00:00
smt2
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
smv
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
spice
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
table
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
verilog
Add support for zero-width signals to Verilog back-end, fixes #948
2019-04-22 19:44:42 +02:00
Powered by Gitea Version: 1.27.2 Page: 124ms Template: 7ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API