Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-07 02:23:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
da7205010771f4dd0db6ffa9ff4e373a2a03588d
yosys/techlibs/xilinx
T
History
Clifford Wolf 9474928672 Towards Xilinx bram support
2015-01-06 15:26:33 +01:00
..
example_mojo_counter
Cleanups in xilinx examples
2013-10-27 09:58:53 +01:00
example_sim_counter
Fixed xilinx/example_sim_counter test bench
2013-11-24 17:55:46 +01:00
example_zed_counter
[EXAMPLES] Ported the mojo counter example to Zynq ZED board.
2013-10-27 21:48:39 +01:00
tests
Towards Xilinx bram support
2015-01-06 15:26:33 +01:00
brams.txt
Towards Xilinx bram support
2015-01-06 15:26:33 +01:00
brams.v
Towards Xilinx bram support
2015-01-06 15:26:33 +01:00
cells.v
Renamed $lut ports to follow A-Y naming scheme
2014-08-15 14:18:40 +02:00
Makefile.inc
Towards Xilinx bram support
2015-01-04 14:23:30 +01:00
synth_xilinx.cc
Various small improvements to synth_xilinx
2015-01-06 14:37:50 +01:00
Powered by Gitea Version: 1.27.2 Page: 2156ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API