luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 20:12:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
d97a243c22cd682e4e043bb50d45b4a7cde2ff15
yosys/backends/verilog
T
History
Catherine d9a4a42389 write_verilog: don't assign to a reg. 
Fixes #2035.
2024-04-03 13:06:45 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
write_verilog: don't assign to a reg.
2024-04-03 13:06:45 +02:00