Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
d5e8c0e6d33de71493855eca72fcc454a67a6140
yosys/passes
T
History
Eddie Hung 675c1d4218 Add ice40_wrapcarry pass, rename $__ICE40_FULL_ADDER -> CARRY_WRAPPER
2019-08-07 16:29:38 -07:00
..
cmds
Tweak default gate costs, cleanup "stat -tech cmos"
2019-08-07 10:25:51 +02:00
equiv
Add -undef option to equiv_opt, passed to equiv_induct
2019-04-26 11:16:48 -07:00
fsm
fsm_opt: Fix runtime error for FSMs without a reset state
2019-02-07 10:35:36 +00:00
hierarchy
Use input default values in hierarchy pass
2019-06-19 11:49:20 +02:00
memory
Error out if enable > dbits
2019-07-13 03:39:23 -07:00
opt
Move LSB-trimming functionality from wreduce to opt_expr
2019-08-06 15:25:50 -07:00
pmgen
Add ice40_wrapcarry pass, rename $__ICE40_FULL_ADDER -> CARRY_WRAPPER
2019-08-07 16:29:38 -07:00
proc
proc_prune: Promote partially redundant assignments.
2019-08-01 13:09:55 +02:00
sat
Fix tests/various/async FFL test
2019-07-09 22:44:39 +02:00
techmap
Add comment
2019-08-07 09:54:27 -07:00
tests
flowmap: implement depth relaxation.
2019-01-08 01:13:05 +00:00
Powered by Gitea Version: 1.27.2 Page: 135ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API