This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-01 18:47:29 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
d555454969aed080d345b044eefb20a2ce53eae2
yosys
/
techlibs
/
intel
/
cyclone10lp
T
History
Marcelina Kościelnicka
3209c0762a
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
..
cells_arith.v
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
cells_map.v
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
cells_sim.v
synth_intel: cyclone10 -> cyclone10lp
2019-12-10 13:47:58 +00:00
