Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-31 10:15:10 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
d555454969aed080d345b044eefb20a2ce53eae2
yosys/techlibs/gowin
T
History
Pepijn de Vos f155826a70 add -noalu and -json option for apicula
2020-11-30 11:43:12 +01:00
..
.gitignore
gowin: Add missing .gitignore entries
2019-11-22 14:40:36 +01:00
arith_map.v
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
brams_init3.vh
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
2019-04-12 23:40:02 -05:00
brams_init.py
support bram initialisation
2019-09-05 17:25:51 +02:00
brams_map.v
add 32-bit BRAM and byte-enables
2019-10-28 10:33:27 +01:00
brams.txt
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
cells_map.v
gowin: Use dfflegalize.
2020-07-06 12:27:46 +02:00
cells_sim.v
synth_gowin: Add rPLL blackbox
2020-11-11 17:06:54 +01:00
lutrams_map.v
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
lutrams.txt
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
Makefile.inc
gowin: replace determine_init with setundef
2020-07-04 23:26:56 +02:00
synth_gowin.cc
add -noalu and -json option for apicula
2020-11-30 11:43:12 +01:00
Powered by Gitea Version: 1.27.2 Page: 501ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API