Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
d5148f2e013a7c0e4cced043d0a01a7fb0d3f069
yosys/passes
T
History
Clifford Wolf d5148f2e01 Moved "share" and "wreduce" to passes/opt/
2014-09-01 11:45:26 +02:00
..
abc
Added additional gate types: $_NAND_ $_NOR_ $_XNOR_ $_AOI3_ $_OAI3_ $_AOI4_ $_OAI4_
2014-08-16 18:29:39 +02:00
cmds
Moved "share" and "wreduce" to passes/opt/
2014-09-01 11:45:26 +02:00
fsm
Don't change existing binary FSM encoding if it is already optimal
2014-08-30 14:43:06 +02:00
hierarchy
Added module->ports
2014-08-14 16:22:52 +02:00
memory
Improved write address decoder generation memory_map
2014-08-30 18:18:15 +02:00
opt
Moved "share" and "wreduce" to passes/opt/
2014-09-01 11:45:26 +02:00
proc
Fixed handling of constant-true branches in proc_clean
2014-08-12 17:35:22 +02:00
sat
Moved "share" and "wreduce" to passes/opt/
2014-09-01 11:45:26 +02:00
techmap
Fixed inserting of Q-inverters in dfflibmap
2014-08-27 19:44:12 +02:00
tests
Added eval testing to test_cell
2014-08-31 18:08:42 +02:00
Powered by Gitea Version: 1.27.2 Page: 236ms Template: 12ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API