This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-10-06 10:03:36 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
d48950d92d748cc24ecfefc5beab19ea899982df
yosys
/
frontends
/
verilog
T
History
David Shah
4bfd2ef4f3
sv: Improve handling of wildcard port connections
...
Signed-off-by: David Shah <
[email protected]
>
2020-02-02 16:12:33 +00:00
..
.gitignore
Add "make coverage"
2018-08-27 14:22:21 +02:00
const2ast.cc
Fix handling of z_digit "?" and fix optimization of cmp with "z"
2019-09-13 13:39:39 +02:00
Makefile.inc
Read bigger Verilog files.
2019-05-18 14:20:30 +03:00
preproc.cc
Fixed some missing "verilog_" in documentation
2019-12-13 10:17:05 -03:00
verilog_frontend.cc
Add "verilog_defines -list" and "verilog_defines -reset"
2019-10-21 13:35:56 +02:00
verilog_frontend.h
Add specify parser
2019-04-23 21:36:59 +02:00
verilog_lexer.l
sv: Improve handling of wildcard port connections
2020-02-02 16:12:33 +00:00
verilog_parser.y
sv: Improve handling of wildcard port connections
2020-02-02 16:12:33 +00:00
