Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-29 09:30:28 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
d406f2ffd776e4f69c86a96db8e69a9aa8a1dc1c
yosys/tests
T
History
Eddie Hung d406f2ffd7 Merge pull request #1569 from YosysHQ/eddie/fix_1531
verilog: preserve size of $genval$-s in for loops
2019-12-19 12:21:33 -05:00
..
aiger
…
arch
tests/xilinx: fix flaky mux test
2019-12-18 15:53:29 +01:00
asicworld
…
bram
…
errors
…
fsm
…
hana
…
liberty
…
lut
…
memories
…
opt
opt_share: Fix handling of fine cells.
2019-11-27 08:01:07 +01:00
opt_share
…
proc
…
realmath
…
rpc
rpc: new frontend.
2019-09-30 15:53:11 +00:00
sat
Revert "Add test that is expecting to fail"
2019-10-08 12:41:26 -07:00
share
…
simple
Make SV2017 compliant courtesy of @wsnyder
2019-12-12 07:34:07 -08:00
simple_abc9
abc9: Fix breaking of SCCs
2019-12-01 20:44:56 +00:00
smv
…
sva
…
svinterfaces
…
svtypes
Use "(id)" instead of "id" for types as temporary hack
2019-10-14 05:24:31 +02:00
techmap
iopadmap: Refactor and fix tristate buffer mapping. (#1527)
2019-12-04 08:44:08 +01:00
tools
…
unit
…
various
Merge pull request #1569 from YosysHQ/eddie/fix_1531
2019-12-19 12:21:33 -05:00
vloghtb
…
Powered by Gitea Version: 1.27.2 Page: 1815ms Template: 335ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API