yosys/tests/sat/initval.ys at d351b7cb99efe8c412ef7fa8bc0b99b72bc56726 - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00

Files

T

Clifford Wolf 3b52121d32 now ignore init attributes on non-register wires in sat command

2014-07-05 11:18:38 +02:00

5 lines

62 B

Plaintext

Raw Blame History

 read_verilog -sv initval.v
 proc;;
 sat -seq 10 -prove-asserts