mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-06 10:03:36 +02:00
4 lines
83 B
Verilog
4 lines
83 B
Verilog
module sub #(parameter d=1) (input in, output out);
|
|
assign out = in;
|
|
endmodule
|