yosys/techlibs/intel at cef607c8b77803aa1236d250da4ca6841f78a4ea - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-29 01:24:25 +02:00

Files

T

History

Claire Wolf cef607c8b7 Add log_experimental() and experimental() API and "yosys -x"

Signed-off-by: Claire Wolf <[email protected]>

2020-01-27 18:27:47 +01:00

..

synth_intel: a10gx -> arria10gx

2019-12-10 13:48:10 +00:00

intel: Map M9K BRAM only on families that have it

2019-07-23 18:11:11 +01:00

synth_intel: cyclone10 -> cyclone10lp

2019-12-10 13:47:58 +00:00

Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal value for the POWER_UP parameter. Fixed and tested Cyclone V device

2018-03-31 22:48:47 -06:00

Reduce amount of trailing whitespace in code base

2019-02-28 14:58:11 -08:00

Fixing issues in CycloneV cell sim

2019-04-11 19:59:03 -05:00

Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal value for the POWER_UP parameter. Fixed and tested Cyclone V device

2018-03-31 22:48:47 -06:00

Makefile.inc

synth_intel: a10gx -> arria10gx

2019-12-10 13:48:10 +00:00

synth_intel.cc

Add log_experimental() and experimental() API and "yosys -x"

2020-01-27 18:27:47 +01:00