Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-08 02:52:53 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
ce4a0954bc896eedfc2d87e2c9d2b40f42a101db
yosys/frontends
T
History
Maciej Kurc ce4a0954bc Added support for parsing attributes on parameters in Verilog frontent. Content of those attributes is ignored.
Signed-off-by: Maciej Kurc <[email protected]>
2019-05-16 12:44:16 +02:00
..
aiger
Add log_debug() framework
2019-04-22 17:25:52 +02:00
ast
Merge pull request #946 from YosysHQ/clifford/specify
2019-05-06 20:57:15 +02:00
blif
Add missing "[options]" to read_blif help
2019-02-08 12:41:39 -08:00
ilang
Merge pull request #946 from YosysHQ/clifford/specify
2019-05-06 20:57:15 +02:00
json
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
liberty
Fix typographical and grammatical errors and inconsistencies.
2019-01-02 13:12:17 +00:00
verific
For hier_tree::Elaborate() also include SV root modules (bind)
2019-05-03 20:53:25 +02:00
verilog
Added support for parsing attributes on parameters in Verilog frontent. Content of those attributes is ignored.
2019-05-16 12:44:16 +02:00
Powered by Gitea Version: 1.27.2 Page: 86ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API