Clifford Wolf cdae8abe16 Renamed port access function on RTLIL::Cell, added param access functions

2014-07-31 16:38:54 +02:00

..

ast

Renamed port access function on RTLIL::Cell, added param access functions

2014-07-31 16:38:54 +02:00

ilang

Renamed port access function on RTLIL::Cell, added param access functions

2014-07-31 16:38:54 +02:00

liberty

Renamed port access function on RTLIL::Cell, added param access functions

2014-07-31 16:38:54 +02:00

verific

Added module->design and cell->module, wire->module pointers

2014-07-31 14:11:39 +02:00

verilog

Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace

2014-07-31 13:19:47 +02:00

vhdl2verilog

Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace

2014-07-31 13:19:47 +02:00