mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-31 10:15:10 +02:00
The semantics of an RTLIL constant that has less bits than its declared bit width is zero padding. Therefore, if the output of memory_collect will be used for simulation, truncating 'x from the end of \INIT will produce incorrect simulation results.