Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-01 18:47:29 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
cb8f855f347da751d65eb002f80247d107b25e96
yosys/tests/sim
T
History
Emil J. Tywoniak 6240aec433 test: restore verific handling, nicer naming
2024-12-13 10:24:47 +01:00
..
tb
…
.gitignore
…
adff.v
…
adffe.v
…
adlatch.v
…
aldff.v
…
aldffe.v
…
assume_x_first_step.ys
Assume x values for missing signal data in FST
2024-10-02 12:08:48 +02:00
dff.v
…
dffe.v
…
dffsr.v
…
dlatch.v
…
dlatchsr.v
…
run-test.sh
test: restore verific handling, nicer naming
2024-12-13 10:24:47 +01:00
sdff.v
…
sdffce.v
…
sdffe.v
…
sim_adff.ys
…
sim_adffe.ys
…
sim_adlatch.ys
…
sim_aldff.ys
…
sim_aldffe.ys
…
sim_dff.ys
…
sim_dffe.ys
…
sim_dffsr.ys
…
sim_dlatch.ys
…
sim_dlatchsr.ys
…
sim_sdff.ys
…
sim_sdffce.ys
…
sim_sdffe.ys
…
simple_assign.v
Assume x values for missing signal data in FST
2024-10-02 12:08:48 +02:00
simple_assign.vcd
Assume x values for missing signal data in FST
2024-10-02 12:08:48 +02:00
var_reference_with_whitespace.vcd
Fix: handle VCD variable references with and without whitespace
2024-10-01 11:51:20 +02:00
var_reference_without_whitespace.vcd
Fix: handle VCD variable references with and without whitespace
2024-10-01 11:51:20 +02:00
vcd_var_reference_whitespace.ys
Fix: handle VCD variable references with and without whitespace
2024-10-01 11:51:20 +02:00
vector_assign.il
Fix: handle VCD variable references with and without whitespace
2024-10-01 11:51:20 +02:00
Powered by Gitea Version: 1.27.2 Page: 4782ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API