luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
ca5b910296c05c95f3bc7f2d1d2b7db19d6328e2
yosys/passes
T
History
Jannis Harder ca5b910296 opt_merge: Add -keepdc option required for formal verification 
The `-keepdc` option prevents merging flipflops with dont-care bits in
their initial value, as, in general, this is not a valid transform for
formal verification.

The keepdc option of `opt` is passed along to `opt_merge` now.
2022-04-01 21:03:20 +02:00
..
cmds
Merge pull request #2019 from boqwxp/glift
2022-02-11 15:51:24 +01:00
equiv
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
fsm
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
hierarchy
verilog: use derived module info to elaborate cell connections
2021-10-25 18:25:50 -07:00
memory
memory_bram: Make use of new mem emulation functions to map more RAMs.
2022-01-27 19:31:27 +01:00
opt
opt_merge: Add -keepdc option required for formal verification
2022-04-01 21:03:20 +02:00
pmgen
Update comment
2022-02-02 03:21:09 +01:00
proc
proc_dff: Emit $aldff.
2021-10-27 14:14:24 +02:00
sat
Support memories in aiw and multiclock
2022-03-31 13:10:13 +02:00
techmap
Merge pull request #3194 from Ravenslofty/abc9-flow3mfs
2022-03-28 15:51:04 +01:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00