Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 19:19:48 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
c8f2f082c6e20a50ca7efe8c5a67d26f2e24a4ab
yosys/frontends
T
History
Robert Ou 366ce87cff json: Parse inout correctly rather than as an output
2017-08-14 12:09:03 -07:00
..
ast
Fix generation of vlogtb output in yosys-smtbmc for "rand reg" and "rand const reg"
2017-06-07 12:30:24 +02:00
blif
Fix "read_blif -wideports" handling of cells with wide ports
2017-07-21 16:21:12 +02:00
ilang
Added avail params to ilang format, check module params in 'hierarchy -check'
2016-10-22 11:05:49 +02:00
json
json: Parse inout correctly rather than as an output
2017-08-14 12:09:03 -07:00
liberty
Added liberty parser support for types within cell decls
2016-09-23 13:53:23 +02:00
verific
Add merging of "past FFs" to verific importer
2017-07-29 00:10:38 +02:00
verilog
Add a paragraph about pre-defined macros to read_verilog help message
2017-07-21 14:34:53 +02:00
vhdl2verilog
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
Powered by Gitea Version: 1.27.2 Page: 1734ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API