Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-02 02:57:40 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
c863796e9ff91c76f0f8679b6871b8ffcb75edb6
yosys/frontends
T
History
Clifford Wolf c863796e9f Fix "verific -extnets" for more complex situations
Signed-off-by: Clifford Wolf <[email protected]>
2019-03-26 14:17:46 +01:00
..
aiger
Add author name
2019-03-19 08:52:06 -07:00
ast
Fix mem2reg handling of memories with upto data ports, fixes #888
2019-03-21 22:21:17 +01:00
blif
Add missing "[options]" to read_blif help
2019-02-08 12:41:39 -08:00
ilang
Add "read_ilang -[no]overwrite"
2018-12-23 15:45:09 +01:00
json
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
liberty
Fix typographical and grammatical errors and inconsistencies.
2019-01-02 13:12:17 +00:00
verific
Fix "verific -extnets" for more complex situations
2019-03-26 14:17:46 +01:00
verilog
Improve read_verilog debug output capabilities
2019-03-21 20:52:29 +01:00
Powered by Gitea Version: 1.27.2 Page: 575ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API