yosys/techlibs/intel at c78ab8ebc53bc78d5f1910e311b1e4305df4ca48 - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 01:53:53 +02:00

Files

T

History

Dan Ravensloft c78ab8ebc5 synth_intel: rename for consistency with #1184

Also fix a typo in the help message.

2019-07-18 16:46:21 +01:00

..

Clean whitespace and permissions in techlibs/intel

2017-10-05 16:23:49 +02:00

Changes in GoWin synth commands and ALU primitive support

2018-12-03 20:08:35 -06:00

Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal value for the POWER_UP parameter. Fixed and tested Cyclone V device

2018-03-31 22:48:47 -06:00

Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal value for the POWER_UP parameter. Fixed and tested Cyclone V device

2018-03-31 22:48:47 -06:00

Reduce amount of trailing whitespace in code base

2019-02-28 14:58:11 -08:00

Fixing issues in CycloneV cell sim

2019-04-11 19:59:03 -05:00

Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal value for the POWER_UP parameter. Fixed and tested Cyclone V device

2018-03-31 22:48:47 -06:00

Makefile.inc

Initial Cyclone 10 support

2017-11-08 22:45:21 -06:00

synth_intel.cc

synth_intel: rename for consistency with #1184

2019-07-18 16:46:21 +01:00