mirror of https://github.com/YosysHQ/yosys.git
111 lines
2.3 KiB
Plaintext
111 lines
2.3 KiB
Plaintext
##################################################################
|
|
|
|
read_verilog -sv -icells <<EOT
|
|
|
|
module top(input C, D, E, S, R, output [7:0] Q);
|
|
|
|
always @( posedge C, posedge S, posedge R)
|
|
if (R)
|
|
Q[0] <= 0;
|
|
else if (S)
|
|
Q[0] <= 1;
|
|
else
|
|
Q[0] <= D;
|
|
|
|
always @( posedge C, posedge S, posedge R)
|
|
if (S)
|
|
Q[1] <= 1;
|
|
else if (R)
|
|
Q[1] <= 0;
|
|
else
|
|
Q[1] <= D;
|
|
|
|
always @( posedge C, posedge S, posedge R)
|
|
if (R)
|
|
Q[2] <= 0;
|
|
else if (S)
|
|
Q[2] <= 1;
|
|
else if (E)
|
|
Q[2] <= D;
|
|
|
|
always @( posedge C, posedge S, posedge R)
|
|
if (S)
|
|
Q[3] <= 1;
|
|
else if (R)
|
|
Q[3] <= 0;
|
|
else if (E)
|
|
Q[3] <= D;
|
|
|
|
assign Q[7:4] = ~Q[3:0];
|
|
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
proc
|
|
opt
|
|
techmap
|
|
copy top top_unmapped
|
|
design -save start
|
|
|
|
##################################################################
|
|
|
|
design -load start
|
|
logger -expect log " mapped 4" 1
|
|
dfflibmap -liberty dfflibmap_dffsr_s.lib top
|
|
logger -check-expected
|
|
read_liberty dfflibmap_dffsr_s.lib
|
|
|
|
clk2fflogic
|
|
flatten
|
|
opt_clean -purge
|
|
miter -equiv -make_assert -flatten top_unmapped top miter
|
|
|
|
# Prove that this is equivalent
|
|
sat -verify -prove-asserts -set-init-undef -show-public -seq 3 miter
|
|
|
|
##################################################################
|
|
|
|
design -load start
|
|
logger -expect log " mapped 4" 1
|
|
dfflibmap -liberty dfflibmap_dffsr_r.lib top
|
|
logger -check-expected
|
|
read_liberty dfflibmap_dffsr_r.lib
|
|
|
|
clk2fflogic
|
|
flatten
|
|
miter -equiv -make_assert -flatten top_unmapped top miter
|
|
|
|
# Prove that this is equivalent
|
|
sat -verify -prove-asserts -set-init-undef -show-public -seq 3 miter
|
|
|
|
##################################################################
|
|
|
|
design -load start
|
|
logger -expect log " mapped 4" 1
|
|
dfflibmap -liberty dfflibmap_dffsr_mixedpol.lib top
|
|
logger -check-expected
|
|
read_liberty dfflibmap_dffsr_mixedpol.lib
|
|
|
|
clk2fflogic
|
|
flatten
|
|
miter -equiv -make_assert -flatten top_unmapped top miter
|
|
|
|
# Prove that this is equivalent
|
|
sat -verify -prove-asserts -set-init-undef -show-public -seq 3 miter
|
|
|
|
##################################################################
|
|
|
|
design -load start
|
|
logger -expect log " mapped 4" 1
|
|
dfflibmap -liberty dfflibmap_dffsr_not_next.lib top
|
|
logger -check-expected
|
|
read_liberty dfflibmap_dffsr_not_next.lib
|
|
|
|
clk2fflogic
|
|
flatten
|
|
miter -equiv -make_assert -flatten top_unmapped top miter
|
|
|
|
# Prove that this is equivalent
|
|
sat -verify -prove-asserts -set-init-undef -show-public -seq 3 miter
|