Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-03 19:19:48 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
c4c299eb5a3d9c2b7c9932efb35669c09c1aacb4
yosys/frontends
T
History
Clifford Wolf c4c299eb5a Do not allow memory bit select on the left side of an assignment
2013-11-20 12:18:46 +01:00
..
ast
Do not allow memory bit select on the left side of an assignment
2013-11-20 12:18:46 +01:00
ilang
Fixed parsing of value-less attributes in ilang
2013-10-23 18:38:31 +02:00
verilog
Added "synthesis" in (synopsys|synthesis) comment support
2013-11-20 11:44:09 +01:00
Powered by Gitea Version: 1.27.2 Page: 82ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API